Lowering the carrier concentration is presented as a way to considerably improve the performance of self-switching diode (SSD) detectors. A physics-based theoretical model was used to derive an expression for the responsivity of SSDs as a function of carrier concentration, mobility, and design parameters. Monte Carlo simulations confirmed the modeled effect of varying carrier concentration and channel width. Self-switching diodes (SSDs) are semiconductor devices where the current in nanometer-sized channels is modulated by a field-effect. 1 The nonlinear I-V relationship of the SSDs can be used for detection of millimeter-wave signals.
Self-switching diodes (SSDs) are semiconductor devices where the current in nanometer-sized channels is modulated by a field-effect. 1 The nonlinear I-V relationship of the SSDs can be used for detection of millimeter-wave signals. 2 SSDs have been utilized in mixers, 3 however mainly as direct detectors, both with 2, 4 and without bias. 5, 6 The latter option is preferred when a low 1/f noise 7 is required, an important property for direct detection. Zero-bias detection at 1.5 THz has been reported with GaAs SSDs. 2 Previously, we demonstrated InAs SSDs with a responsivity of 34 V/W and a noise-equivalent power (NEP) of 65 pw/Hz 1 =2 at 50 GHz. 6 In this study, we have investigated the influence of the ddoping level in InAs SSDs.
In most semiconductor devices, the doping level is a parameter that is fundamental to the device behavior. The influence of d-doping level on the performance of SSD detectors in terms of responsivity and NEP has not been reported, neither experimentally, nor theoretically, nor in device simulations. The effect of d-doping level in SSDs has only been studied in simulations, without experimental verification, and only with regard to I-V characteristics. 8, 9 In this study, InAs SSDs are fabricated in InAs/Al 80 Ga 20 Sb heterostructures with different d-doping levels and electrically characterized. The d-doping mainly affects the sheet carrier concentration n s in the two-dimensional electron gas (2DEG) of the heterostructure. By modeling the SSD as a side-gated field-effect transistor (FET), 10 a theoretical relationship between n s , design and detector performance is derived. It is shown that reduction of the d-doping and thereby n s , is beneficial for the performance of the InAs SSD detectors, both in terms of responsivity and NEP. Monte Carlo (MC) simulations and measurements confirm the model.
The design of an SSD channel is illustrated in Fig. 1 . In this study, the number of channels in parallel were N ¼ 43. The channels were defined by trenches etched slightly below the two-dimensional electron gas (2DEG) of the heterostructure. 11 The d-doping level and the channel width W were the only studied design parameters. Other geometrical parameters were, as defined in Fig. 1 : trench widths W h ¼ W v ¼ 100 nm, channel length L ¼ 1000 nm, and channel separation S ¼ 350 nm. The 2DEG had a thickness Z ¼ 15 nm. Fig. 1 also shows a simplified equivalent device circuit (extrinsic reactive elements were excluded) of the SSD. All electrical nonlinearity in the SSD is represented by the intrinsic non-linear resistance R i , which is modulated by the drain-connected flanges surrounding the channel. 1 Other resistances defined in Fig. 1 constitute a parasitic linear re-
The non-linearity of the SSD I-V translates directly into a detector responsivity. Considering V D i as the voltage across R i., the intrinsic I-V curvature can be defined as
The voltage responsivity with lossless optimum radio frequency (RF) match, b opt , is then found as As seen from (1), a high R i increases b opt . However, power transfer from an RF source with limited impedance to an SSD detector with large R i may become narrowband and lossy. To illustrate this trade-off, it is relevant to study the responsivity when the SSD is fed from a lower impedance, here 50 X, which is found as b 50X ¼ b opt ð1 À jCj 2 Þ, where U is the reflection coefficient from the source into the SSD detector.
The noise voltage across diode terminals at zero bias is the Johnson noise voltage V n ¼ ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi ffi
where k is Boltzmann's constant and the physical temperature T ¼ 290 K, making the NEP with optimum power match
The NEP with a 50 X source can be found as
A model for how ddoping and design affects the device performance can be derived by extending the direct current (DC) analysis of the intrinsic SSD as a double side-gated transistor.
1,10 Referring to Fig. 1 , the intrinsic SSD consists of R i and the two flanges acting as gates with potential V G . The gates couple to the channel with the capacitance 2C h per unit channel length. It is assumed that no surface charge is present at the channel sidewalls, that the long channel approximation is valid and that the electron mobility l n is field-independent ðV D i % 0 VÞ. Further, the SSD is assumed to be in depletion mode, i.e., V D i > V T , where V T is a threshold voltage. Defining V G as the voltage of the flanges surrounding the channel, the drain current becomes
where q is the elementary charge and K ¼ 2l n C h =L. By setting V G ¼ V D i and defining the threshold voltage as
from which R i can be calculated as
and the curvature as
Simplifying (1) by considering R s;tot ( R i , the zero-bias b opt is found as
The major observation from (2)- (7) is how n s affects R i , c i , and b opt in a zero-bias ðV D i ¼ 0 VÞ SSD with R s;tot ¼ 0 X. First, R i / 1=n s , and the same relationship holds for c i,
s . If the SSD is severely mismatched to the source ðR i ) 50 XÞ, b 50 X / 1=n s , and NEP 50 X / n 3=2 s . Notably, (2)-(7) predict the same relationships for W as for n s , assuming C h is independent of W.
Equations (2)- (7) are consistent with design dependencies that have been observed previously: Enhancing C h , for example, by reducing W h , can be expected to increase c i and thus b opt , which has been confirmed by MC simulations. 13 It has further been reported that b opt in SSDs is enhanced when W is decreased. 5, 6 The model derived above quantifies this effect.
The n s -and W-dependence suggested by (5)- (7) was compared to MC simulations. These simulations were carried out with a two-dimensional representation of an InAs SSD. [14] [15] [16] The SSD design used in MC simulations was with L ¼ 900 nm, W ¼ 35 nm, and n s ¼ 1:5 Â 10 10 cm À2 . W and n s were then varied independently. A single channel was simulated, and the resulting current was scaled to Z ¼ (7) . For the modeled data, the same parameters were used as for simulations, with the addition of l n ¼ 28 000 cm 2 =V s, as found from MC simulations. 17 C h was found as C h ¼ e 0 Z=W h , where e 0 is the permittivity of vacuum. Fig. 2 shows b opt as acquired from MC simulations and the model in (4)-(7) for different n s . The inset demonstrates a plot of R i and c i as extracted from MC simulations compared to modeled values. The model accurately predicts the variation of b opt . Also R i and c i are modeled accurately. The W-dependence of b opt , R i , and c i is presented in Fig. 3 , again comparing results from MC simulations to the model. Also for W, the modeled dependencies match the simulated data. Thus, the MC simulations confirm the SSD model in (7) were grown by molecular beam epitaxy. 6 Similar structures have been used in InAs/AlSb high-electron-mobility transistors. 18 An AlSb metamorphic buffer was grown on a GaAs substrate. On top of the buffer, a 15 nm thick InAs/ Al 80 Ga 20 Sb quantum well was formed. The doping was placed in the Al 80 Ga 20 Sb barrier, 50 Å above the InAs channel. To allow formation of low-resistivity ohmic contacts in subsequent device processing, a highly doped InAs cap layer was grown on top of the structure. In the active area, i.e., the area of the trenches, the cap layer was etched away. After the trench etch, the devices were passivated with silicon nitride using plasma enhanced chemical vapor deposition carried out at room temperature. Details in the fabrication process has been are given elsewhere. ). Hall measurements are shown in Table I , both for unprocessed samples and samples where the cap was etched and the surface passivated (similar to the active area of the SSDs). The etched Hall structure was processed on the same chip used in SSD fabrication. The low-doped sample showed a significant n s , in line with what have been reported for similar structures. 19 n s was higher in the etched than in the as-grown structures, especially in the low-doped sample where n s went from 0.61 Â 10 12 to 1.5 Â 10 12 cm 2 . As expected, the low-doped sample showed a higher l n than the high-doped sample. 20 In Figs. 4-6 , RF measurements of the InAs SSD detectors are compared to modeled counterparts. Zero-bias RF measurements of b opt were performed on-wafer at 50 GHz. 6 NEP opt and NEP 50X was found from (2) using DC measurements of R i þ R s;tot . 6 The measurements on the low-doped sample has been published partly elsewhere. 6 Modeled values were derived from (1)-(6) using measured l n and n s , with the following considerations: R s,tot was found by recognizing that R s2 ¼ R i W v =L. Further, R sa þ R da was measured to 40 X and 27 X for the low-and high-doped samples, respectively, in structures without trenches (ignoring possible current-crowding effects at channel entrances). 2C h was calculated from the capacitance to ground in a coplanar transmission line with the dimensions W, W h , and L and the relative dielectric constant of AlSb e AlSb ¼ 10:9. 21, 22 The only adjustment of the model to measurements was that W was replaced with an efficient channel width W ef f ¼ W À 20 nm to reproduce the measured W-dependence of R i . 5 Consequently, W h was replaced with an efficient trench width W h;eff ¼ W h þ 20 nm.
In Fig. 4 , b opt versus W for the two samples is presented. As has been reported previously, 5, 6 reducing W increases b opt. More importantly, Fig. 4 shows that the low-doped sample demonstrates a higher b opt than the high-doped samples. For W ¼ 40 nm, the smallest W for which SSDs from both samples are available, the measurements exhibit a factor of 1.6Â difference in b opt between the low-and high-doped sample, while the model predicts a factor of 2Â difference. The model also overestimates b opt for small W. However, the model captures the relative dependencies well for both n s and W.
To further analyze how b opt is affected by n s , R i , and c i are plotted in Fig. 5 . R i was derived from DC measurements and c i from b opt using (1). R i is fairly similar in both samples.
The low-doped sample shows a slightly higher R i than the high-doped sample. The same trend was seen for R sh in Table I , where R sh was similar for all etched samples. From (5), R i / 1=l n n s is expected. While n s is lower in the lowdoped sample, l n is higher, making R sh and thus also R i similar in both samples. The model which uses measured n s and l n reproduces R i fairly accurately.
While both samples exhibit similar R i , the low-doped sample shows a significantly higher c i . This is explained by (6) , where c i / 1=n s , and independent of variations in l n . Thus, a larger difference in c i than R i between samples could be expected. From the model and measured n s , a factor 1.8Â greater c i could be expected in the low-doped sample than in the high-doped sample, for all W. In Fig. 5(b) , for W ¼ 40 nm, the difference in c i is a factor 1.4Â, in good agreement with the model. The model shows considerably stronger W-dependence of c i than measurements, and overestimates c i which led to also b opt being overestimated for small W in Fig. 4 . Measurements exhibit the predicted trend qualitatively: InAs SSDs from the low-and high-doped samples with W ¼ 35 nm and W ¼ 40 nm, respectively, showed 20% higher c i compared to devices with W ¼ 120 nm. Fig. 6 demonstrates the effect on NEP opt and NEP 50X for varying d-doping. As has been shown elsewhere, 6 NEP opt and NEP 50X decrease when reducing W. Further, the lowdoped sample exhibited both a lower NEP opt and NEP 50X than the high-doped sample. The model underestimates both NEP opt and NEP 50X for small W due to the overestimated b opt . However, the difference in NEP related to d-doping is well described by the model, which predicts a 46% lower NEP opt in the low-doped sample than in the high-doped sample. Comparing the low-and high-doped sample for W ¼ 40 nm, the former shows an NEP opt reduced with 33% (130 pW/Hz 1 =2 and 87 pW/Hz 1 =2 , respectively) whereas the model predicts a 46% reduction.
It was found from measurements of fabricated devices, model and MC simulations that lowering the d-doping is beneficial for SSD direct detector performance with respect to responsivity and NEP. Reducing n s increases c i , but also R i , provided l n is constant. High R i requires a more complex matching network and as shown in (2), R i contributes to noise, while c i does not. Increasing c i will therefore always improve both responsivity and NEP.
Published SSDs have shown b 50X < 200 V=W.
2,4-6
Since b 50X ¼ 100c i for R i ) 50 X, all published SSDs have c i < 2 V À1 . Zero-biased Schottky diodes reaches c i close to their theoretical limit of 39.6 V
À1
. 7 There is thus a large potential in increasing c i in SSDs. As shown in Figs. 2-6 , lowering the d-doping and thus n s is a powerful way to enhance c i .
We have studied how the level of d-doping in the InAs/ Al 80 Ga 20 Sb heterostructure affects the SSD direct detector performance. By treating the SSD as a double side-gated transistor, responsivity and NEP of the detector could be expressed as a function of design and material parameters l n and n s . The voltage responsivity with an optimal power match was theoretically found to be proportional to 1=n 
